High-Speed Serial Interface (HSSI) devices have become widespread in communications, from the embedded to high-performance computing systems, and from on-chip to a wide haul. Testing of HSSIs has been a challenging topic because of signal integrity issues, long test time and the need of expensive instruments. Accelerating Test, Validation and Debug of High Speed Serial Interfaces provides innovative test and debug approaches and detailed instructions on how to arrive to practical test of modern high-speed interfaces. Accelerating Test, Validation and Debug of High Speed Serial Interfaces first proposes a new algorithm that enables us to perform receiver test more than 1000 times faster. Then an under-sampling based transmitter test scheme is presented. The scheme can accurately extract the transmitter jitter and finish the whole transmitter test within 100ms, while the test usually takes seconds. The book also presents and external loopback-based testing scheme, where and FPGA-based BER tester and a novel jitter injection technique are proposed. These schemes can be applied to validate, test and debug HSSIs with data rate up to 12.5Gbps at a lower test cost than pure ATE solutions. In addition, the book introduces an efficieng scheme to implement high performance Gaussian noise generators, suitable for evaluating BER performance under noise conditions.We concentrate our experiments on two kinds of relays: Micro-Electro- Mechanical System (MEMS) relays and electromechanic relays. ... When we started investigating the relay applications in multiple-Gigabit data applications, TeraVicta was developing a new ... Figure 5-19 illustrates the block diagram of the MEMS and.
|Title||:||Accelerating Test, Validation and Debug of High Speed Serial Interfaces|
|Author||:||Yongquan Fan, Zeljko Zilic|
|Publisher||:||Springer Science & Business Media - 2010-10-20|