Computer Arithmetic and Verilog HDL Fundamentals

Computer Arithmetic and Verilog HDL Fundamentals

4.11 - 1251 ratings - Source

Verilog Hardware Description Language (HDL) is the state-of-the-art method for designing digital and computer systems. Ideally suited to describe both combinational and clocked sequential arithmetic circuits, Verilog facilitates a clear relationship between the language syntax and the physical hardware. It provides a very easy-to-learn and practical means to model a digital system at many levels of abstraction. Computer Arithmetic and Verilog HDL Fundamentals details the steps needed to master computer arithmetic for fixed-point, decimal, and floating-point number representations for all primary operations. Silvaco Internationala€™s SILOS, the Verilog simulator used in these pages, is simple to understand, yet powerful enough for any application. It encourages users to quickly prototype and de-bug any logic function and enables single-stepping through the Verilog source code. It also presents drag-and-drop abilities. Introducing the three main modeling methodsa€”dataflow, behavioral, and structurala€”this self-contained tutoriala€” Covers the number systems of different radices, such as octal, decimal, hexadecimal, and binary-coded variations Reviews logic design fundamentals, including Boolean algebra and minimization techniques for switching functions Presents basic methods for fixed-point addition, subtraction, multiplication, and division, including the use of decimals in all four operations Addresses floating-point addition and subtraction with several numerical examples and flowcharts that graphically illustrate steps required for true addition and subtraction for floating-point operands Demonstrates floating-point division, including the generation of a zero-biased exponent Designed for electrical and computer engineers and computer scientists, this book leaves nothing unfinished, carrying design examples through to completion. The goal is practical proficiency. To this end, each chapter includes problems of varying complexity to be designed by the reader.The organization of Figure 4.5 will be used to implement a 4-bit ripple-carry adder using structural modeling. Figure 4.6 replicates the logic diagram of Figure 4.5 and shows the instantiation names and net names. A full adder will be designedanbsp;...

Title:Computer Arithmetic and Verilog HDL Fundamentals
Author:Joseph Cavanagh
Publisher:CRC Press - 2009-11-24


You Must CONTINUE and create a free account to access unlimited downloads & streaming