This book constitutes the refereed proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006, held in Montpellier, France, in September 2006. The 41 revised full papers and 23 revised poster papers presented together with 4 key notes and 3 industrial abstracts were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on high-level design, power estimation and modeling memory and register files, low-power digital circuits, busses and interconnects, low-power techniques, applications and SoC design, modeling, digital circuits, and reconfigurable and probrammable devices.A typical example is the case of amplifiers driving small load capacitance, as usually occurs in discrete-time ... by feedforward capacitor paths can be neglected (they being at higher frequency than poles) and the op-amp transfer function ... 1 1 g m c C 1 1 + ... Block diagram of three-stage operational amplifier with NMC Fig.
|Title||:||Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation|
|Author||:||Johan Vounckx, Nadine Azemard, Philippe Maurine|
|Publisher||:||Springer Science & Business Media - 2006-09-08|