Network Processor Design

Network Processor Design

4.11 - 1251 ratings - Source

The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands.Eran Cohen Strod, Patricia Johnson Motorola, Inc. The C-5e network processor ( NP), the second generation of ... (e.g., Motorolaa#39;s family of 32-bit processors based on the PowerPC instruction set architecture) for running the control plane software. As quality-of-service requirements increase, the C-5e NP can also be connected to Motorolaa#39;s powerful Q.5 traffic management co-processor (TMC).

Title:Network Processor Design
Author:Patrick Crowley
Publisher:Morgan Kaufmann - 2002-10


You Must CONTINUE and create a free account to access unlimited downloads & streaming